




NOT CMOS



NAND CMOS




NOR CMOS




Un gate in serie per ogni input

Un gate in parallelo per ogni input


OR CMOS



AND CMOS



XOR CMOS



XNOR CMOS

